

DC/DC CONVERTER

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention relates to a DC/DC converter that converts a voltage input thereto to a predetermined voltage for output, and more particularly to a DC/DC converter that produces the desired output voltage from the input voltage by first finding the error voltage between the output voltage and a first reference voltage and then controlling the output current according to the differential voltage between the error voltage and a second reference voltage.

Description of the Prior Art

[0002] Some conventional DC/DC converters use a soft-start capacitor, as exemplified by the one disclosed in Japanese Patent Application Laid-Open No. H7-298614.

[0003] Such a DC/DC converter is thereby not only protected against an overcurrent but also made capable of preventing a rush current from flowing into the load at start-up.

[0004] However, in the DC/DC converter described above, when the error voltage V_{ith} (a voltage obtained by amplifying the differential voltage between the output voltage V_o and an output voltage setting reference voltage V_{oref}) is compared with an output current setting reference voltage V_{iref} to control the output voltage V_o , because this reference voltage V_{iref} is constant and in addition because a CR circuit

used for phase compensation (for prevention of oscillation) makes blunt the rise of the error voltage V_{ith} at start-up, it takes a considerable time for the error voltage V_{ith} to reach the reference voltage V_{iref} as shown in Figs. 5A and 5B. During the period in which the error voltage V_{ith} is lower than the reference voltage V_{iref} , the DC/DC converter can produce only an output current "io" of negative (or extremely low) magnitude. This produces, immediately after start-up, a period in which the output voltage V_o does not rise. This delay in the rise of the output voltage V_o allows the charging of the soft-start capacitor to proceed, raising its terminal voltage V_a (a variable reference voltage for achieving soft starting that, only at the initial stage of start-up, substitutes for the reference voltage V_{oref} so as to be compared with the output voltage V_o). Thus, when the error voltage V_{ith} eventually reaches the reference voltage V_{iref} , there already is a great difference between the output voltage V_o and the terminal voltage V_a , with the result that the output voltage V_o rises comparatively abruptly.

[0005] Thereafter, when the output voltage V_o rises until it reaches the terminal voltage V_a (or the constant reference voltage V_{oref}), the error voltage V_{ith} starts falling. Also here, as described above, the phase compensation CR circuit makes blunt the fall of the error voltage V_{ith} . Thus, it takes a considerable time for the error voltage V_{ith} to become lower than the output current setting reference voltage V_{iref} . Accordingly, the DC/DC converter produces an excessive output current "io" even after the output voltage V_o has reached the terminal voltage V_a (or the constant reference voltage V_{oref}), possibly causing an overshoot in the output voltage V_o . Such an overshoot in the output voltage V_o needs to be prevented or

reduced as much as possible, because it may put a burden on the output transistor and the load not only, needless to say, when its peak level exceeds the constant reference voltage V_{oref} but also even when it does not.

[0006] Furthermore, the DC/DC converter described above gives no consideration to an undershoot in the output voltage V_o at shut-down.

SUMMARY OF THE INVENTION

[0007] An object of the present invention is to provide a DC/DC converter that prevents destruction of the output transistor resulting from an overcurrent and deterioration of the load by eliminating or reducing an abrupt rise in the output voltage at start-up and the resulting overshoot therein and/or an abrupt fall in the output voltage at shut-down and the resulting undershoot therein.

[0008] To achieve the above object, according to the present invention, a DC/DC converter that produces from an input voltage a desired output voltage by first finding the error voltage between the output voltage and a first reference voltage and then controlling the output current according to the differential voltage between the error voltage and a second reference voltage is so configured as to use, as the first reference voltage, whichever of a variable reference voltage and a first constant reference voltage is lower and, as the second reference voltage, whichever of the variable reference voltage and a second constant reference voltage is lower.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] This and other objects and features of the present invention will become

clear from the following description, taken in conjunction with the preferred embodiments with reference to the accompanying drawings in which:

Fig. 1 is a circuit diagram showing the configuration of a principal portion of a DC/DC converter embodying the invention;

Fig. 2 is a circuit diagram showing an example of the configuration of the comparator CMP1 and the offset circuit OFS1;

Fig. 3 is a circuit diagram showing an example of the configuration of the amplifier AMP3;

Figs. 4A and 4B are diagrams showing the voltage waveforms observed at relevant points in the DC/DC converter embodying the invention; and

Figs. 5A and 5B are diagrams showing the voltage waveforms observed at relevant points in a conventional DC/DC converter.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0010] Fig. 1 is a circuit diagram showing the configuration of a principal portion of a DC/DC converter embodying the invention. As shown in this figure, the DC/DC converter of this embodiment is a synchronous-rectification DC/DC converter that has a pair of N-channel MOS field-effect transistors N1 and N2 (hereinafter referred to as the FETs N1 and N2) connected in series between two different potentials (an input potential V_i and a ground potential GND) to function as switching devices and that yields a desired output voltage V_o from the node between the FETs N1 and N2 through an LC filter (a coil L1 and a capacitor C1).

[0011] The drain of the FET N1 is connected to a supply voltage line, and the

source of the FET N2 is grounded. The source of the FET N1 and the drain of the FET N2 are connected together, and the node between them is connected through an output coil L1 to one end of a sense resistor Rs. The other end of the sense resistor Rs is connected to an output terminal To, and is also grounded through an output capacitor C1.

[0012] The one and other ends of the sense resistor Rs are also connected to the inverting input terminal (-) and non-inverting input terminal (+) of a comparator CMP1, respectively. To one of these input terminals of the comparator CMP1 is fed an offset voltage Vofs that is varied by an offset circuit OFS1. That is, the comparator CMP1 is so configured as to change its output level according to whether the voltage Vs across the sense resistor Rs, which varies according to the output current "io," is higher than the offset voltage Vofs or not.

[0013] The output terminal of the comparator CMP1 is connected to the reset terminal (R) of a reset-priority SR flip-flop SR1. The set terminal (S) of the flip-flop SR1 is connected to a clock terminal by way of which a clock signal CLK (200 [kHz] to 1 [MHz]) is fed in, and the output terminal (Q) and inverting output terminal (\overline{Q} overscored) of the flip-flop SR1 are connected to the gates of the FETs N1 and N2, respectively.

[0014] Thus, when the reset signal to the flip-flop SR1 is low and the set signal thereto is high, the FET N1 is on and the FET N2 is off. By contrast, when the reset signal to the flip-flop SR1 is low and the set signal thereto is low, the FET N1 is off and the FET N2 is on. Incidentally, when the reset signal is high,

irrespective of the set signal, the FET N1 is off (the FET N2 is indefinite). In this configuration, when the voltage V_s across the sense resistor R_s reaches the offset voltage V_{ofs} , the reset signal to the flip-flop SR1 is high, which causes the FET N1 to stop its switching operation.

[0015] The output terminal T_o of the DC/DC converter is connected to the inverting input terminal (-) of an amplifier AMP1. The amplifier AMP1 has two non-inverting input terminals (+) and one inverting input terminal (-), and is so configured as to produce an error voltage V_{ith} by amplifying a differential voltage between whichever of the voltages fed to the two non-inverting input terminals (+) (a variable reference voltage V_a and a first constant reference voltage V_{oref} , both described later) is lower and the output voltage V_o fed to the inverting input terminal (-).

[0016] The first non-inverting input terminal (+) of the amplifier AMP1 is connected to one end of a constant current source 11 of which the other end is connected to the supply voltage line (supply voltage V_{cc}). The former (i.e., the "one") end of the constant current source 11 is grounded through a soft-start capacitor C_{ss} , and is also ground through a constant current source 12. Thus, the amplifier AMP1 receives, at its first non-inverting input terminal (+), a variable reference voltage V_a that starts rising at start-up and that starts falling at shut-down. The second non-inverting input terminal (+) of the amplifier AMP1 is connected to the positive terminal of a direct-current voltage source E_1 (producing a first constant reference voltage V_{oref}). The negative terminal of the direct-current voltage source E_1 is grounded.

[0017] The output terminal of the amplifier AMP1 is connected to the non-inverting input terminal (+) of an amplifier AMP2, and is also grounded through a phase compensation resistor Rfc and a phase compensation capacitor Cfc. The inverting input terminal (-) of the amplifier AMP2 is connected to the output terminal of an amplifier AMP3. The output terminal of the amplifier AMP2 is connected to the offset voltage control terminal of the offset circuit OFS1.

[0018] The amplifier AMP3 has two non-inverting input terminals (+) and one inverting input terminal (-), and is so configured as to output as an output current setting reference voltage Viref2 whichever of the voltages fed to the two non-inverting input terminals (+) (the variable reference voltage Va and a second constant reference voltage Viref, described later) is lower.

[0019] The first non-inverting input terminal (+) of the amplifier AMP3 is connected to the node between a constant current source I1, which operates at the time of charging, a constant current source I2, which operates at the time of discharging, and the soft-start capacitor Css. To this input terminal of the amplifier AMP3 is fed the variable reference voltage Va. The second non-inverting input terminal (+) of the amplifier AMP3 is connected to the positive terminal of a direct-current voltage source E2 (producing a second constant reference voltage Viref). The negative terminal of the direct-current voltage source E2 is grounded. The output terminal of the amplifier AMP3 is connected to the inverting input terminal (-) of the amplifier AMP2, and also to the inverting input terminal (-) of the amplifier AMP3 itself.

[0020] Next, with reference to Fig. 2, the internal configuration of the comparator CMP1 and the offset circuit OFS1 will be described in detail. Fig. 2 is a circuit diagram showing an example of the configuration of the comparator CMP1 and the offset circuit OFS1. As shown in this figure, in this embodiment, the comparator CMP1 is composed of pnp-type bipolar transistors QA, QB, QC, and QD, npn-type bipolar transistors QE, QF, and QG, constant current sources IA, IB, IC, and ID, and resistors RA and RB.

[0021] The emitters of the transistors QA and QB are connected together, and the node between them is connected through the constant current source IA to the supply voltage line. The base of the transistor QA is connected through the constant current source IB to the supply voltage line, and is also connected through the resistor RA to the emitter of the transistor QC. The base of the transistor QB is connected through the constant current source IC to the supply voltage line, and is also connected through the resistor RB to the emitter of the transistor QD. The collectors of the transistors QC and QD are each grounded, and their bases are connected to one and the other end of the sense resistor Rs, respectively.

[0022] The collector of the transistor QA is connected to the collector of the transistor QE, and the collector of the transistor QB is connected to the collector of the transistor QF. The bases of the transistors QE and QF are connected together, and the node between them is connected to the collector of the transistor QE. The emitters of the transistors QE and QF are connected together, and the node between them is grounded.

[0023] The node between the collectors of the transistors QB and QF is connected to the base of the transistor QG. The collector of the transistor QG is connected through the constant current source ID to the supply voltage line, and is also connected, as the output terminal of the comparator CMP1, to the reset terminal (R) of the flip-flop SR1. The emitter of the transistor QG is grounded.

[0024] On the other hand, the offset circuit OFS1 is composed of a pair of npn-type bipolar transistors QH and QI constituting a current mirror circuit and a variable current source IE that varies its output current according to the output voltage of the amplifier AMP2. The collector of the transistor QH is connected through the variable current source IE to the supply voltage line. The collector of the transistor QI is connected to the node X between the transistor QA, constant current source IB, and resistor RA included in the comparator CMP1. The bases of the transistors QH and QI are connected together, and the node between them is connected to the collector of the transistor QH. The emitters of the transistors QH and QI are connected together, and the node between them is grounded.

[0025] In the comparator CMP1 and the offset circuit OFS1 configured as described above, as the output current of the variable current source IE varies according to the output voltage of the amplifier AMP2, the current that flows through the resistor RA varies. Thus, the potential at the node X also varies. That is, the offset circuit OFS1 feeds an offset voltage V_{ofs} commensurate with the output voltage of the amplifier AMP2 to the node X, and accordingly the comparator CMP1 changes its output level according to whether the voltage V_s across the sense resistor R_s is higher than the offset voltage V_{ofs} or not.

[0026] Next, with reference to Fig. 3, the internal configuration of the amplifier AMP3 will be described in detail. As shown in this figure, in this embodiment, the amplifier AMP3 is composed of pnp-type bipolar transistors Qa, Qb, and Qc, constant current sources Ia and Ib, and an amplifier AMPa.

[0027] The base of the transistor Qa serves as the first non-inverting input terminal to which the variable reference voltage Va is fed. The base of the transistor Qb serves as the second non-inverting input terminal to which the second constant reference voltage Viref is fed. The base of the transistor Qc serves as the inverting input terminal to which the output current setting reference voltage Viref2 is fed.

[0028] The emitters of the transistors Qa and Qb are connected together, and the node between them is connected through the constant current source Ia to the supply voltage line, and is also connected to the non-inverting input terminal (+) of the amplifier AMPa. The collectors of the transistors Qa and Qb are each grounded. The inverting input terminal (-) of the amplifier AMPa is connected through the constant current source Ib to the supply voltage line, and is also connected to the emitter of the transistor Qc. The collector of the transistor Qc is grounded. The output terminal of the amplifier AMPa, which serves as the output terminal of the amplifier AMP3, is connected to the inverting input terminal (-) of the amplifier AMP2, and is also connected to the base of the transistor Qc.

[0029] Configured as described above, the amplifier AMP3 feeds, as the output current setting reference voltage Viref2, whichever of the variable reference voltage

V_a and the second constant reference voltage V_{iref} is lower to the inverting input terminal (-) of the amplifier AMP2.

[0030] Next, with reference to Figs. 4A and 4B, how the DC/DC converter configured as described above operates at start-up will be described in detail. Figs. 4A and 4B are diagrams showing the voltage waveforms observed as relevant points in the DC/DC converter of the invention. In these diagrams, voltage is taken along the vertical axis, and the lapse of time is taken along the horizontal axis.

[0031] As shown in these figures, when the DC/DC converter of this embodiment is started up by starting the supply of electric power thereto, as the soft-start capacitor C_{ss} is charged, the variable reference voltage V_a starts rising gently. Here, during the period until the variable reference voltage V_a becomes higher than the first constant reference voltage V_{oref} , the amplifier AMP1 uses the variable reference voltage V_a as an output voltage setting reference voltage with which it compares the output voltage V_o . Moreover, during the period until the variable reference voltage V_a becomes higher than the second constant reference voltage V_{iref} , the amplifier AMP3 outputs the variable reference voltage V_a as the output current setting reference voltage V_{iref2} .

[0032] In this way, immediately after start-up, the variable reference voltage V_a , i.e., the terminal voltage of the soft-start capacitor C_{ss} , is used as the output current setting reference voltage V_{iref2} with which the error voltage V_{ith} is compared. This permits the output current setting reference voltage V_{iref2} to rise gently at start-up. Accordingly, even if the phase compensation CR circuit (the phase

compensation resistor R_{fc} and phase compensation capacitor C_{fc}) makes blunt the rise of the error voltage V_{ith} at start-up, the error voltage V_{ith} can reach the output current setting reference voltage V_{iref2} quickly.

[0033] As a result, the amplifier $AMP2$ yields a positive output voltage, and accordingly the comparator $CMP1$ is fed with an offset voltage V_{ofs} that permits the output of a positive output current "io." Thus, it is possible to eliminate the conventionally experienced delay in the rise of the output voltage V_o immediately after start-up. This permits the output voltage V_o itself to reach the variable reference voltage V_a quickly after start-up. In this way, it is possible to prevent the error voltage V_{ith} from becoming far higher than the second constant reference voltage V_{iref} and thereby prevent an overshoot in the output voltage V_o .

[0034] Thereafter, when the variable reference voltage V_a becomes higher than the first constant reference voltage V_{iref} , the amplifier $AMP1$ comes to use the first constant reference voltage V_{iref} as the output voltage setting reference voltage with which it compares the output voltage V_o . Moreover, when the variable reference voltage V_a becomes higher than the second constant reference voltage V_{iref} , the amplifier $AMP3$ comes to feed out the second constant reference voltage V_{iref2} as the output current setting reference voltage V_{iref2} . With this configuration, it is possible to keep both the output voltage V_o and the output current "io" constant in the steady state.

[0035] On the other hand, when the DC/DC converter of this embodiment is shut down by stopping the supply of electric power thereto, the variable reference

voltage V_a starts falling by being discharged through the constant current source I_2 . Here, after the variable reference voltage V_a becomes lower than the first constant reference voltage V_{oref} , the amplifier $AMP1$ comes to use the variable reference voltage V_a as the output voltage setting reference voltage with which it compares the output voltage V_o . Moreover, after the variable reference voltage V_a becomes lower than the second constant reference voltage V_{iref} , the amplifier $AMP3$ comes to feed out the variable reference voltage V_a as the output current setting reference voltage V_{iref2} . In this way, after shut-down, the variable reference voltage V_a , i.e., the terminal voltage of the constant current source I_2 , is used as the output current setting reference voltage V_{iref2} with which the error voltage V_{ith} is compared. This makes it possible to prevent an undershoot in the output voltage V_o .

[0036] In the embodiment described above, from the viewpoint of avoiding unnecessarily increasing the number of components, the terminal voltage V_a of the soft-start capacitor C_{ss} is used as the source of the variable voltage to be fed to the non-inverting input terminal (+) of the amplifier $AMP3$. It is to be understood, however, that the present invention may be carried out with any other configuration. For example, it is possible to use as the variable voltage source any voltage source of which the output voltage rises more gently than the error voltage V_{ith} does.

[0037] As described above, a DC/DC converter embodying the present invention is provided with a capacitor and/or discharge circuit for adjusting the output voltage with a view to preventing an overcurrent from flowing through the output transistor at start-up and/or shut-down, and is so configured as to convert an input

voltage to an output voltage having a predetermined voltage level and then output the output voltage through the output transistor, which is driven by PWM. Here, during most of the period after the start-up until the voltage at one end of the voltage adjustment capacitor reaches the predetermined voltage level and/or during most of the period after the shut-down until the voltage at one end of the voltage adjustment discharge circuit reaches the predetermined voltage level, the output voltage and the voltage at one end of the voltage adjustment capacitor and/or discharge circuit vary in such a way as to describe curves substantially similar to each other.

[0038] With this configuration, it is possible to prevent destruction of the output transistor resulting from an overcurrent and deterioration of the load by eliminating or reducing an abrupt rise in the output voltage at start-up and the resulting overshoot therein and/or an abrupt fall in the output voltage at shut-down and the resulting undershoot therein.